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A B S T R A C T
With the advancements in the semiconductor industry, designing a high performance processor is a prime
concern. Multiplier is one of the most crucial parts in almost every digital signal processing applica-
tions. This paper addresses the implementation of an 8-bit multiplier design employing CMOS full adder,
full adder using Double Pass Transistor (DPL) and multioutput carry Lookahead logic (CLA). DPL adder
avoids the noise margin problem and speed degradation at low value of supply voltages associated with
complementary pass transistor (CPL) logic circuits. Multioutput carry lookahead adder leads to signiﬁ-
cant improvement in the speed of the overall circuitry. The investigation is carried out with simulation
runs on HSPICE environment using 90 nm process technology at 25 °C. Finally, the design guidelines are
derived to select the most suitable topology for the desired applications. Investigation reveals that mul-
tiplier design using multioutput carry lookahead adder proves to be more speed eﬃcient in comparison
with the other two considered design strategies.
Copyright © 2015, The Authors. Production and hosting by Elsevier B.V. on behalf of Karabuk
University. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/
licenses/by-nc-nd/4.0/).
1. Introduction
The integrated circuit designers are facing new challenges due
to the exponential growth in electronic devices and equipments in
the past few years. Addition of more functionality along with real
time applications demands revolutionary changes in the design
process of a chip. Increase in computing requirements onto a single
chip demands development of sophisticated tools that can perform
complex operations which further results in increase in the pro-
cessing power. Thus, development of high speed computational
hardware i.e., adders and multipliers, is a prime concern in today’s
scenario. For low power and real time applications, computationally
intensive digital signal processing algorithms are implemented in
dedicated VLSI systems. Multiplier is one of the most crucial parts
in such systems. The computation speed of processor is highly de-
pendent on these arithmetic units. High performance processors
result in increase in the complexity of the design. In order to improve
the performance of processors there is a need to improve the com-
plexity of such arithmetic units. Recent developments in portable
electronic devices and digital signal processing systems demand
ﬂexible computational ability, low power utilization and shorter
design cycles. Two most important design criteria deciding the per-
formance of processor are speed and power consumption. In the
literature many research efforts have been carried out in order to
obtain energy eﬃcient multiplier and adder architectures as dem-
onstrated [1–7]. State-of-the-art designs focusedmainly on reducing
the silicon area but in the last decade the focus is primarily shifted
toward speed and power. The complexity of the design directly
depends on the speed of computation. High speed requirement
results in increased complexity of the circuit, hence larger number
of transistors will be required in the design which further results
in high power dissipation. So there is a tradeoff between speed and
power dissipation.
Adder is the basic component in any computational hardware.
Thus, its performance characteristics directly affect the function-
ing of the entire system. Therefore, improvement in the performance
of adder architecture is a prime concern as reported [8]. Various
techniques can be employed externally or internally in order to
improve the overall performance of any system. External tech-
niques involve dealing with input data characteristics whereas
internal techniques are concerned with the logic, circuit design and
architecture of multiplier as reported [9–13]. The basic element of
a multiplier design is the adder cell, which signiﬁcantly affects the
overall performance characteristics of a multiplier. The recent ad-
vancements in CMOS technology indicate a strong need for high
speed, high density, low power, low cost multiplier design for
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ubiquitous use in majority of leading-edge commercial applica-
tions. In this paper an 8-bit Multiplier is designedwith three different
adder architectures i.e. CMOS full adder, Double Pass Transistor logic
(DPL) as proposed by References 14 and 15 and multioutput Carry
Lookahead (CLA) adder as demonstrated by Reference 16 and de-
tailed analysis is carried out in terms of delay, power and power
delay product (PDP). This paper proposes an 8-bit multiplier design
using High speed multioutput CLA adders.
The remainder of this paper is organized as follows. In section
2, 8-bit adders are addressed using three different logic styles: CMOS
full adder, DPL full adder and domino multioutput CLA adder ar-
chitecture. In section 3, multiplier architectures are presented. Section
4 presents the comparison of the 8-bit full adders and 8-bit mul-
tipliers. Finally, in section 5, the conclusions are drawn.
2. Adder topologies analyzed
Adder is the basic architecture commonly used in every arith-
metic circuit. In a multiplier design adders are used for partial
product addition, and thus contribute toward the largest part of delay
associated with whole multiplication process. This section pres-
ents different types of adders considered in this research.
2.1. CMOS full adder
CMOS full adder design is implemented using stack of PMOS and
NMOS transistors. The basic architecture of full adder design con-
sists of 28 transistors and three input variables (a, b and c) and two
output variables (sum and carry) of 1-bit each. The schematic of full
adder is shown in Fig. 1. The two outputs of the adder sum and carry
are represented as:
Sum = a ⊕ b ⊕ c
Carry = a.b + b.c + c.a
The 8-bit ripple carry adder consists of eight full adder cells in
cascade such that output carry of one full adder cell is applied as
an input carry to another full adder cell. The architecture of an 8-bit
ripple carry adder is shown in Fig. 2. Eight inputs a7 to a0 and b7 to
b0 are applied to each of the full adder cell and output S7 to S0 rep-
resents eight bit sum from each full adder. The input carry of the
ﬁrst half adder cell must be grounded for the correct addition of
least signiﬁcant bits (a0, b0) otherwise it will result in erroneous
output. As the whole computation solely relies on carry rippling,
it results in large value of delay overhead. However ripple carry adder
is one of the simplest adder architecture and requires less power
consumption and area.
2.2. Double pass transistor logic (DPL) adder
Double pass transistor is a type of Pass transistor logic style. It
is a modiﬁed version of complementary Pass transistor logic (CPL).
CPL consists of only NMOS pass transistors, whereas the modiﬁed
version DPL has both NMOS and PMOS transistors in symmetry in
order to achieve full swing output from 0 to VDD and reduced supply
voltage.
Fig. 1. Schematic of full adder.
Fig. 2. Eight-bit Ripple Carry adder.
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DPL adder compensates for the speed degradation of CMOS pass
transistors in two ways as demonstrated [14,15]. It is a symmetri-
cal arrangement in which any input is connected to the gate of one
MOSFET and the source of another. Among the inputs any of A, A′,
B, and B′ (A′ represents complement of A) is connected to the gates
of NMOS transistor and to the sources of the NMOS and PMOS tran-
sistors. This results in balancing of input capacitance there-
fore, reducing the delay time dependency on the data. Second is the
double transmission characteristic of DPL. This results in two
outputs, one in normal form and another in complementary
form.
The design of DPL Full adder is shown in Fig. 3. There are two
inputs for each variable (a, anot), (b, bnot) and (c, cnot). Comple-
mentary outputs are sum, sumnot and carry, carrynot. The output
sum of the full adder cell consists of XOR/XNOR logic gates, a mul-
tiplexer which has four inputs, two select lines c and cnot, two
outputs complementary in nature, and an output buffer devel-
oped using CMOS logic. The output carry of the adder consists of
AND/NAND logic gates, OR/NOR logic gates, a multiplexer, and a
CMOS output buffer.
The 8-bit ripple carry adder using DPL is designed using eight
DPL full adder cells in cascade. The complementary outputs can be
grounded in parallel adder design to reduce the number of vari-
ables and to make design simple. The 8-bit parallel adder is same
as shown in Fig. 2.
The advantage of DPL full adder as compared to CMOS full adder
is its high speed. However, as it requires almost double transis-
tors, the power dissipation is comparatively more in DPL.
2.3. Multioutput carry lookahead adder
In order to achieve high-speed in arithmetic operation, carry
propagation time is the deciding factor as it limits the speed of the
whole logic circuit which increases with the size of the adder. For
n-bit Parallel adder,
Total propagation delay S n C= + −( )⋅1
where S is propagation delay of sum and C is propagation delay in
carry. In parallel adders (ripple carry adder), carry propagates in
series or ripple which increases with size of adder.
Carry propagation time can be reduced by two ways as dem-
onstrated [17]
• One solution is to develop faster gate with reduced delays.
• Another solution is to reduce the carry propagation delay at the
cost of increasing the complexity of design. For reducing the carry
propagation time in a parallel adder, several techniques are used
out of which Carry look-ahead adder logic is most widely used.
Efstathiou et al. [16] have recently shown the 8-bit CLA adder
using Manchester Carry Chain (MCC) in multioutput domino CMOS
logic. The design includes two carry chains i.e. even and odd carry
using series connected transistors shown in Fig. 4.
TheMCC is themost commonly used domino CLA design as dem-
onstrated [12]. The recursive properties of the carries have developed
the multioutput domino gates. Other MCC adders in domino CMOS
Fig. 3. DPL one-bit full adder cell [14].
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logic are being proposed in the literature as demonstrated [18–20].
MCC is also implemented using static CMOS as demonstrated [21].
This results in improvement in terms of area-speed as compared
to single-output gates. The main advantage of MCC adder is that it
generates all carries in parallel using an iterative shared transistor
structure and thus avoids the rippling of carries.
Domino CMOS logic is a type of Dynamic CMOS circuit. Domino
CMOS are designed to allow unrestricted cascading of multiple stages
in dynamic operation. The main goal is to achieve reliable, high-
speed and compact circuits by using least complex clocking scheme
as demonstrated [22]. Domino CMOS logic gates reduce number of
transistors required to realize any Boolean function. For complex
or large Boolean functions, there is a reduction in number of tran-
sistors in domino CMOS as compared to static CMOS logic. Cascading
problem in dynamic CMOS stages is resolved in domino CMOS
because all the input transistors in logic blocks are turned off during
the pre-charge phase (clk = 0). During evaluation phase, each output
can make a maximum of one transition (0 to 1), and thus each input
of subsequent logic stages also makes at most one transition (0 to
1). The number of inverters in cascade must be even, so that during
evaluation phase, the next domino CMOS stage inputs experience
only 0 to 1 transition. Only non-inverting designs can be imple-
mented using domino CMOS logic. If necessary, inversion must be
applied using static CMOS logic. Charge sharing during evaluation
phase results in erroneous outputs because charge sharing between
the output node and the intermediate nodes of the NMOS logic
results in decreasing the output voltage.
To prevent erroneous output due to charge sharing one solu-
tion is to add a weak PMOS transistor with small aspect ratio (W/
L) to the dynamic CMOS stage output as shown in Fig. 5. This
modiﬁed design forces high output logic unless there is a strong pull-
down path between output node and ground. This modiﬁed circuit
had been used to design High speed multioutput CLA Adder.
Efstathiou et al. [16] have recently shown the iterative carry
formula for the CLA adder using MCC. Let A, B be two numbers
having n-bits to add and S is the n-bit output sum of the addition.
The carry signal is represented by ci and obtained by the recur-
sive formula:
c g z ci i i i= + ⋅ −1 (1)
where gi = ai.bi is carry generate term
zi = ti = ai + bi is carry propagate term
zi = pi = ai⊕ bi is carry propagate term
The Domino implementation of generate (gi), XOR propagate (pi)
and OR propagate (ti) signals are shown in Fig. 6.
Expanding relation (1) gives
c g z g z z g z z z g z z z ci i i i i i i i i i i i= + + + + +− − − − − −1 1 2 1 0 1 0 1… … … (2)
where, c -1 is the input carry to the adder cell,c -1 = 0 for addition.
Efstathiou et al. [16] have recently shown the design of 8-bit carry
lookahead adder composed of two independent carry chains. The
two chains are known as even carry chain and odd carry chain. The
carry chains compute eight carries required to design 8-bit CLA adder
out of which four are even carries and other four are odd carries.
A novel approach for high-speed parallel preﬁx Ling adders are pro-
posed in Reference 23, in which the even carries h0, h2, h4, h6 are
computed as given below.
From relation (1) we have c0 = g0 + t0 c -1, where c -1 is the input
carry to the 8-bit CLA
c0 = t0.(g0 +c -1) = t0 h0 where, h0 = g0 +c -1
From relation (2) and taking zi = pi with XOR gate
c2 = t2 (g2 + g1 + p2p1g0 + p2p1p0c -1) = t2 (g2 + g1 + p2p1t0 (g0 + c -1))
= t2 h2
where h2 = g2 + g1 + p2p1t0(g0 + c -1) = g2 + g1 + p2p1t0h0
In the same way, h4 and h6 are derived as
h4 = g4 + g3 + p4p3t2 (g2 + g1 + p2p1t0(g0 + c -1)) = g4 + g3 + p4p3t2h2
h6 = g6 + g5 + p6p5t4 (g4 + g3 + p4p3t2 (g2 + g1 + p2p1t0 (g0 +
c -1))) = g6 + g5 + p6p5t4h4
Similarly odd carries can be computed from relation (2) by putting
i = 1, 3, 5, 7 to get h1, h3, h5, h7 respectively.
h1 = g1 + g0 + p1p0c -1
h3 = g3 + g2 + p3p2t1h1
h5 = g5 + g4 + p5p4t3h3
h7 = g7 + g6 + p7p6t4h5
Let, Gi = gi + gi-1 be new generate signal and Pi = pi pi-1 ti-2 be new
propagate signal, where g -1 = c -1 and t -1 = 1.
New signals Gi and Pi are similar to gi and pi as in (1), the only
difference is that they use iterative method to produce the output
by taking current and the previous bits for the operation. The new
generate Gi and propagate Pi signals are shown in Fig. 6.
Vassiliadis [24] has shown that the sum bits are computed as
follows
s p c p t h p t h p t h for ii i i i i i i i i i i i= ⊕ = ⊕ = ′ + ′ + ′⋅( ) ( )− − − − − − −1 1 1 1 1 1 1 >
= ′ + ⊕⋅ ( )
− − −
0
1 1 1s h p h p ti i i i i i
(3)
s0 = p0⊕ c -1
3. Multiplier design
Multiplication is one of the most fundamental arithmetic op-
erations; it ﬁnds application in Digital Signal processing. In this
section 8-bit multiplier design is addressed. The multiplier is de-
signed using the three adders used for partial product addition i.e.,
Full adder using Double Pass Transistor (DPL) andmultioutput carry
Lookahead logic (CLA).
The 8-bit multiplier design comprises a 4 × 4 multiplier and an
8-bit adder for partial product addition as shown in Fig. 7. A 4 × 4
arraymultiplier is designed using full adder cells and AND logic gates
using static CMOS. The 4 × 4 array multiplier is shown in Fig. 8. Fig. 7
depicts the schematic of Full adder using Double Pass Transistor (DPL)
andmultioutput carry Lookahead logic (CLA) analyzed in this paper.
Fig. 5. Weak PMOS pull-up device in feedback loop [22].

















4. Simulation and results
In order to evaluate the comparative performance of the
different 8-bit adders and multipliers, the circuits are imple-
mented in 90 nm TSMC CMOS technology and simulated at
25 °C using HSpice (© Avant! Corporation). The simulation is done
with different values of VDD ranging from 0.6 V to 1.2 V. Each to-
pology is analyzed in terms of propagation delay, power dissipation
and their product. The propagation delay is measured as the time
difference between the instant the input signal reaches 50%
of its logic swing and the instant the output also reaches the same
value.
The power dissipation is evaluated by estimating the power
ﬂowing into the circuit. For each value of supply voltage, we ﬁrst
performed the functional veriﬁcation for each topology consider-
ing all possible input transitions. Comparison analysis of an 8-bit
adder design and 8-bit multiplier design is depicted in Table 1 and
plotted in Fig. 9.
It is apparent that multioutput Carry lookahead adder architec-
ture has smaller delays, even though its speed advantage is greatly
reduced for lower VDD. At high supply voltages DPL and CLA adders
are always faster than the earlier version. At VDD = 0.6 V, propaga-
tion delay of multioutput CLA is 29.21% less than ripple carry adder
and 6.09% less than DPL adder but it consumes more power in com-
parison with the other two adder designs. It is clear that the power
dissipation for multioutput Carry lookahead adder architecture is
always the highest. Hence, these new topologies should not be
used when the primary target is low power consumption.
Thus, multioutput CLA adder is more suitable for time critical
operations.
Table 2 depicts the performance summary of 8-bit multiplier
designs analyzed in this paper and their performance characteris-
tics are plotted in Fig. 10.
Fig. 7. Block diagram of an 8-bit multiplier.
Fig. 8. Four bit multiplier design.
Table 1









0.6 CMOS 3.478 16.75 58.256
DPL 2.612 27.72 72.405
CLA 2.462 101.88 250.828
0.7 CMOS 2.745 34.67 95.169
DPL 1.681 51.21 86.089
CLA 1.437 161.01 231.371
0.8 CMOS 1.984 62.44 123.881
DPL 1.331 85.28 113.508
CLA 1.096 370.42 405.98
0.9 CMOS 1.629 104.04 169.481
DPL 1.085 138.74 150.533
CLA 0.847 458.67 388.493
1 CMOS 1.395 138.74 193.542
DPL 0.910 226.90 206.479
CLA 0.769 714.54 549.481
1.1 CMOS 1.173 195.46 229.275
DPL 0.814 314.16 255.726
CLA 0.699 994.51 695.163
1.2 CMOS 1.091 252.16 275.106
DPL 0.735 438.35 322.187
CLA 0.661 1242.1 821.028
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Table 2 depicts that multiplier topologies involving multioutput
carry lookahead adder have the lowest delay as comparedwith other
multiplier architectures. Eight-bitmultiplier design usingmultioutput
CLA adder has 26.39% less delay than the multiplier with CMOS full
adder and 13% improvement in delay as compared to multiplier
designed using DPL adder at VDD = 0.6 V. Due to large number of tran-
sistors in CLA adder the power consumption of CLA adder is more
than both CMOS and DPL adder structures. At VDD = 0.7 V CLA mul-
tiplier power is 49.41% more than CMOS multiplier and 7.5% more
than multiplier with DPL adder. On increasing the value of VDD this
gap increases. It is apparent that there is tradeoff between delay and
power. Multiplier topologies involving multioutput carry lookahead
adder consumes more power in comparison with the other topolo-
gies. As Multiplier topologies involving multioutput carry lookahead
adder are power hungry, they are not suitable for low power
applications.
5. Conclusion
In this paper we have proposed speed eﬃcient multiplier ar-
chitecture designed using multioutput carry lookahead adder.
Further, we have carried out a comparison among the multipliers
employing latest adder architectures. The comparison results are
obtained in power-delay space. Thus, the design guidelines are
derived to make the selection of appropriate multiplier design at
the beginning of the design process. At VDD = 0.6 V the 8-bit mul-
tiplier designed using multioutput CLA adder has 26.39% less delay
than the multiplier with CMOS full adder and 13% improvement in
delay as compared to multiplier designed using DPL adder. Multi-
plier topologies involving multioutput carry lookahead adder
architecture are competitive in terms of power and power delay
product overheads but it proves to bemore speed eﬃcient. This new




Fig. 9. Comparison analysis of adders on the basis of (a) Transistor Count, (b) Delay versus VDD, (c) Power versus VDD, and (d) Power Delay Product versus VDD.
Table 2
Performance summary of 8-bit multiplier.






0.6 CMOS 7.913 0.172 1.361
DPL 6.696 0.239 1.600
CLA 5.825 0.257 1.497
0.7 CMOS 5.172 0.384 1.986
DPL 4.631 0.469 2.172
CLA 4.460 0.540 2.408
0.8 CMOS 3.862 0.723 2.792
DPL 3.451 0.753 2.599
CLA 3.274 0.837 2.740
0.9 CMOS 3.086 1.064 3.283
DPL 2.782 1.259 3.503
CLA 2.569 1.204 3.093
1 CMOS 2.588 1.672 4.327
DPL 2.375 1.974 4.688
CLA 2.201 1.701 3.744
1.1 CMOS 2.258 2.259 5.109
DPL 2.102 2.972 6.247
CLA 1.963 2.375 4.662
1.2 CMOS 2.019 2.885 5.825
DPL 1.924 4.016 7.727
CLA 1.775 3.175 5.636
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Fig. 10. Comparison analysis of multipliers on the basis of (a) Transistor Count, (b) Delay versus VDD, (c) Power versus VDD, and (d) Power Delay Product versus VDD.
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